A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is application/pdf
.
Scalability and Parallel Execution of Warp Processing: Dynamic Hardware/Software Partitioning
2008
International journal of parallel programming
Warp processors are a novel architecture capable of autonomously optimizing an executing application by dynamically re-implementing critical kernels within the software as custom hardware circuits in an on-chip FPGA. Previous research on warp processing focused on low-power embedded systems, incorporating a low-end ARM processor as the main software execution resource. We provide a thorough analysis of the scalability of warp processing by evaluating several possible warp processor
doi:10.1007/s10766-008-0079-0
fatcat:4rdl72vxzrfuxhkjthyy6sveu4