A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Reduction of leakage current at the gate edge of SDB SOI NMOS transistor
1995
IEEE Electron Device Letters
Abstfuct-Leakage current through the parasitic channel formed at the sidewall of the SO1 active region has been investigated by measuring the subthreshold I-V characteristics. Partially depleted (PD, -2500 A) and fully depleted (FD, -800 A) SO1 NMOS transistors of enhancement mode have been fabricated using the silicon direct bonding (SDB) technology. Isolation processes for the SO1 devices were LOCOS, LOCOS with channel stop ion implantation or fully recessed trench (FRT). The electron
doi:10.1109/55.790720
fatcat:gtlkhe6ngvgpxnlhmh7c4sdzym