A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is
Implementation of Trinary/Quaternary Addition using Multivalve Logic Digital Circuit
International Journal of Computer Applications
Objective of multivalve logic design is to reduce number of gates needed and also to reduce interconnect path length. Interconnect path consist of the largest number of gates from input to output. The reason of these two objectives is that they will give extremely good properties when implemented in VLSI. Reducing number of gates will reduce the chip area, and minimizing interconnect path length will give opportunity to use highest clock frequency. In this paper quaternary to binary and binarydoi:10.5120/20735-3114 fatcat:sncz7k5szfatjbwlyvvqp7esvu