Is TSV-based 3D Integration Suitable for Inter-die Memory Repair?

Mihai Lefter, George R. Voicu, Mottaqiallah Taouil, Marius Enachescu, Said Hamdioui, Sorin D. Cotofana
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013  
In this paper we address lower level issues related to 3D inter-die memory repair in an attempt to evaluate the actual potential of this approach for current and foreseeable technology developments. We propose several implementation schemes both for inter-die row and column repair and evaluate their impact in terms of area and delay. Our analysis suggests that current stateof-the-art TSV dimensions allow inter-die column repair schemes at the expense of reasonable area overhead. For row repair,
more » ... however, most memory configurations require TSV dimensions to scale down at least with one order of magnitude in order to make this approach a possible candidate for 3D memory repair. We also performed a theoretical analysis of the implications of the proposed 3D repair schemes on the memory access time, which indicates that no substantial delay overhead is expected and that many delay versus energy consumption tradeoffs are possible.
doi:10.7873/date.2013.259 dblp:conf/date/LefterVTEHC13 fatcat:vrjdfrtv3nhgfpfmlawerh7rzm