A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2009; you can also visit the original URL.
The file type is application/pdf
.
Heterogeneously tagged caches for low-power embedded systems with virtual memory support
2008
ACM Transactions on Design Automation of Electronic Systems
An energy-efficient data cache organization for embedded processors with virtual memory is proposed. Application knowledge regarding memory references is used to eliminate most tag translations. A novel tagging scheme is introduced, where both virtual and physical tags coexist. Physical tags and special handling of superset index bits are only used for references to shared regions in order to avoid cache inconsistency. By eliminating the need for most address translations on cache access, a
doi:10.1145/1344418.1344428
fatcat:dc6elvdz2bb6vaskpnjjbqlh6i