A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Automatic verification of scheduling results in high-level synthesis
1999
Proceedings of the conference on Design, automation and test in Europe - DATE '99
Preserved Fulltext
A method for the fully automatic equivalence verification of a design before and after the scheduling step of high-level synthesis is presented. The technique is applicable to the results of advanced scheduling methods like AFAP and DLS, which work on cyclic control flows, as well as to pipelined designs.
doi:10.1145/307418.307449
fatcat:eutcqz53evgtnlvtj3zpktig6y