A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Optimal memoryless encoding for low power off-chip data buses
2006
Computer-Aided Design (ICCAD), IEEE International Conference on
Preserved Fulltext
Other Versions
Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first provably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless
doi:10.1145/1233501.1233575
dblp:conf/iccad/CheeCL06
fatcat:5o3taqgqpffqjgcibqjrccybzq