A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Performance of ProcessorMemory Interconnections for Multiprocessors
[chapter]
2009
Performance Evaluation and High Speed Switching Fabrics and Networks
Preserved Fulltext
A new class of interconnection networks is proposed for processor to memory communication in multiprocessing systems. These networks allow a direct link between any processor to any memory module. The cost of these networks is considerably less than that of full crossbars. Moreover, the design and control of these networks is simple. The proposed networks and the full crossbars are analyzed with respect to the bandwidth and the cost.
doi:10.1109/9780470545478.ch3
fatcat:mser5w37inddxnzyzmfczwogku