A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
Path Optimization for Electrically Inspecting Printed Circuit Boards with Alignment Marks
unpublished
In inspections of printed circuit boards (PCBs), a test probe has to be moved to a number of PCB wiring patterns in some order. This paper considers path optimization for minimizing a total path length of testing PCBs arrayed on a plane. Due to the miniaturization of PCBs, the procedure of "alignment" has been recently needed in order to know the exact position of each wiring pattern before each of PCB wiring patterns is electrically tested. Therefore, there is a precedence constraint that
fatcat:6sjmugwfkbanbmjsf63pch64vy