Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture

Kota Yamaguchi, Yoshihiro Watanabe, Takashi Komuro, Masatoshi Ishikawa
2007 2007 IEEE International Symposium on Circuits and Systems  
Increasing demands for robust image recognition systems require vision processors not only with enormous computational capacities but also with sufficient flexibility to handle highly complicated recognition tasks. We describe a multi-SIMD architecture and the design of a vision processor based on it for carrying out such difficult image recognition tasks. The proposed architecture consists of two SIMD parallel processing modules and a shared memory, allowing highly parallelized and flexible
more » ... putation of complicated recognition tasks, which were difficult to process on a conventional massively parallel SIMD architecture. We designed a prototype vision processor for evaluation purposes and confirmed that the processor could be implemented in FPGA.
doi:10.1109/iscas.2007.378381 dblp:conf/iscas/YamaguchiWKI07 fatcat:duwuysukpvawtdfapw27sachaa