DDMPs: self-timed super-pipelined data-driven multimedia processors

H. Terada, S. Miyata, M. Iwata
1999 Proceedings of the IEEE  
The data-driven principle underlying the structure of these processors was realized in a superpipelined implementation, which was in turn based on a self-timed clocking scheme. This design made it possible to realize single chip DDMP's capable of executing tens of billions of signal processing operations per second with power consumption as low as 2 W. In terms of operations per watt, the processors exhibit threefold to tenfold improvement over conventional sequential digital signal processors
more » ... DSP's). The structure of this paper is as follows: 1) a brief introduction to the data-driven processing principle; 2) a detailed description of elementary modules for the realization of self-timed pipeline microprocessors; and 3) a description of the DDMP's developed thus far in the research project, which has continued for more than a decade. Also outlined here are the numerous advantages, in terms of both function and power consumption, of the self-timed pipeline over its synchronous counterparts. Commercially available DSPoriented asynchronous data-driven processors and their practical applications to consumer appliances such as digital TV receivers are discussed; some programming examples are provided.
doi:10.1109/5.740021 fatcat:yxhhlh3fbjavjfelwkrnk6do3e