Fast arbiters for on-chip network switches

Giorgos Dimitrakopoulos, Nikos Chrysos, Kostas Galanopoulos
2008 2008 IEEE International Conference on Computer Design  
The need for efficient implementation of simple crossbar schedulers has increased in the recent years due to the advent of on-chip interconnection networks that require low latency message delivery. The core function of any crossbar scheduler is arbitration that resolves conflicting requests for the same output. Since, the delay of the arbiters directly determine the operation speed of the scheduler, the design of faster arbiters is of paramount importance. In this paper, we present a new
more » ... present a new bit-level algorithm and new circuit techniques for the design of programmable priority arbiters that offer significantly more efficient implementations compared to already-known solutions. From the experimental results it is derived that the proposed circuits are more than 15% faster than the most efficient previous implementations, which under equal delay comparisons, translates to 40% less energy.
doi:10.1109/iccd.2008.4751932 dblp:conf/iccd/DimitrakopoulosCG08 fatcat:ybskqlupener5fkwlbhxjhsnsu