A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2003; you can also visit the original URL.
The file type is
Previous papers [1, 2] have described our implementation of a small prototype processor and control unit for associative computing, called the ASC Procesor. That initial prototype was implemented on an Altera education board using an Altera FLEX 10K FPGA, and was limited to an unrealistic 4 Processing Elements (PEs). This paper describes a more complete implementation -a scalable ASC processor that can scale up to 52 PEs on an Altera APEX 20KE board, or further on larger FPGAs. This paper alsodoi:10.1109/ipdps.2003.1213482 dblp:conf/ipps/WangW03 fatcat:w5gflowflvcbrpvrna6ymblt7y