A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Cellular nanoscale network cell with memristors for local implication logic and synapses
2010
Proceedings of 2010 IEEE International Symposium on Circuits and Systems
This paper describes a cellular nanoscale network cell structure that is aimed to be built as a CMOS-nanomemristor hybrid. The processing cell uses memristors as ON-OFF programmable synapses, local logic and memory. Local logic is based on memristor computations using material implication. Only 15 CMOS transistors per cell are used, independent of the size of the neighborhood, since memristors are used as synapses. Also, space-dependent templates (weight matrices) are possible at no extra
doi:10.1109/iscas.2010.5537188
dblp:conf/iscas/LaihoL10
fatcat:cvu3vzjp5rc5fg4rm33ivaqb7i