Scaling to the end of silicon with EDGE architectures

D. Burger, S.W. Keckler, K.S. McKinley, M. Dahlin, L.K. John, C. Lin, C.R. Moore, J. Burrill, R.G. McDonald, W. Yoder
2004 Computer  
The TRIPS architecture is the first instantiation of an EDGE instruction set, a new, post-RISC class of instruction set architectures intended to match semiconductor technology evolution over the next decade, scaling to new levels of power efficiency and high performance.
doi:10.1109/mc.2004.65 fatcat:kvdia4bm2velfnlle57bt6qcpy