A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is
Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)
Resilience to hardware failures is a key challenge for a large class of fu ture computing systems that are constrained by the so-called power wall: from embedded systems to supercomputers. Today's mainstream computing systems typically assume that transistors and interconnects operate correctly during useful system lifetime. With enormous complexity and significantly increased vulnerability to fa ilures compared to the past, fu ture system designs cannot rely on such assumptions. At the samedoi:10.1109/vlsi-tsa.2014.6839639 fatcat:gb7lqfyrhbel3nyda6jaqknbqq