A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Optimized On-Chip-Pipelined Mergesort on the Cell/B.E
[chapter]
2010
Lecture Notes in Computer Science
Limited bandwidth to off-chip main memory is a performance bottleneck in chip multiprocessors for streaming computations, such as Cell/B.E., and this will become even more problematic with an increasing number of cores. Especially for streaming computations where the ratio between computational work and memory transfer is low, transforming the program into more memoryefficient code is an important program optimization. In earlier work, we have proposed such a transformation technique: on-chip
doi:10.1007/978-3-642-15291-7_19
fatcat:lvnixmfiebg5jg3fhwdyhcbydu