Implementation of an LDPC decoder for IEEE 802.11n using VivadoTM High-Level Synthesis

Ernest Scheiber, Guido H. Bruck, Peter Jung
2021 WSEAS Transactions on Acoustics and Music  
The increasing complexity of hardware designs calls for design methodolgies that use more abstract design entries and increased automation of the implementation process. Highlevel synthesis (HLS) has been a research topic for the past 20 years, and current tools, such as Xilinx VivadoTM HLS promise to bring HLS to widespread use. In this paper we use Xilinx VivadoTMHLS to design an LDPC decoder for 802.11n. Forward error correction decoders are typically implemented in hardware due to the high
more » ... rocessing requirements and therefore an LDPC decoder is an appropriate example to demonstrate the power of high-level synthesis
doi:10.37394/232019.2021.8.1 fatcat:ymsuu64cqrhv7ksq6xbkzgcreq