A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2016; you can also visit the original URL.
The file type is
Proceedings of the 30th annual international symposium on Computer architecture - ISCA '03
Trends in microprocessors of increasing die size and clock speed and decreasing feature sizes have fueled rapidly increasing performance. However, the limited improvements in DRAM latency and bandwidth and diminishing returns of increasing superscalar ILP and cache sizes have led to the proposal of new microprocessor architectures that implement processorin-memory, stream processing, and tiled processing. Each architecture is typically evaluated separately and compared to a baselinedoi:10.1145/859618.859665 fatcat:t2w5dgjkyjg6vmy7yb7gowrrgu