A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2006; you can also visit the original URL.
The file type is
BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005.
This paper presents a novel compact modeling technique for linear(ized) active analog circuits. The new method is based on a recently proposed general s-domain hierarchical modeling and analysis method. In this work, based on the characteristics of analog circuits, we propose a constrained linear least square based method to optimize the order reduced admittance matrices with respect to both magnitude and phase responses up to the given frequency range. Theoretically we show that thedoi:10.1109/bmas.2005.1518179 fatcat:mmo5ka2xmrfcdkaoloqzztlnqm