Design exploration methodology for memristor-based spiking neuromorphic architectures with the Xnet event-driven simulator

O. Bichler, D. Roclin, C. Gamrat, D. Querlioz
2013 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)  
We introduce an event-based methodology, and its accompanying simulator ("Xnet") for memristive nanodevicebased neuromorphic hardware, which aims to provide an intermediate modeling level, between low-level hardware description languages and high-level neural networks simulators used primarily in neurosciences. This simulator was used to establish several results on Spike-Timing-Dependent Plasticity (STDP) modeling and implementation with Resistive RAM (RRAM), Conductive Bridge RAM (CBRAM) and
more » ... hase-Change Memory (PCM) type of memristive nanodevices. We present several simulation case studies that illustrate the event-based simulation strategies that we implemented, including unsupervised features extraction and Monte Carlo simulations. A discussion comparing event-based and fixed time-step simulation is included as well, and gives some metrics to guide the choice between the two depending on the application to simulate.
doi:10.1109/nanoarch.2013.6623029 dblp:conf/nanoarch/BichlerRGQ13 fatcat:ldaktbfxnjaexjt4zvrlr7fisq