An Available Capacitance Increasing PLL with Two Voltage Controlled Oscillator Gains
두 개의 이득 값을 가지는 전압제어발진기를 이용하여 유효 커패시턴스를 크게 하는 위상고정루프

Hee-Seung Jang, Young-Shig Choi
2014 Journal of the Institute of Electronics and Information Engineers  
An available capacitance increasing phase-locked loop(PLL) with two voltage controlled oscillator gains has been proposed. In this paper, the available capacitance of loop filter is increased by using two positive/negative gains of voltage controlled oscillator (VCO). It results in 1/10 reduction in the size of loop filter capacitor. It has been designed with a 1.8V 0.18㎛ CMOS process. The simulation results show that the proposed PLL has the same phase noise characteristic and a locking time
more » ... nd a locking time of conventional PLL.
doi:10.5573/ieie.2014.51.7.082 fatcat:uksv2jh7kbdnvffsnolg63rjwq