Bounding Worst-Case Performance for Multi-Core Processors with Shared L2 Instruction Caches

Jun Yan, Wei Zhang
2011 Journal of Computing Science and Engineering  
As the first step toward real-time multi-core computing, this paper presents a novel approach to bounding the worst-case performance for threads running on multi-core processors with shared L2 instruction caches. The idea of our approach is to compute the worst-case instruction access interferences between different threads based on the program control flow information of each thread, which can be statically analyzed. Our experiments indicate that the proposed approach can reasonably estimate
more » ... e worst-case shared L2 instruction cache misses by considering the inter-thread instruction conflicts. Also, the worst-case execution time (WCET) of applications running on multi-core processors estimated by our approach is much better than the estimation by simply assuming all L2 instruction accesses are misses.
doi:10.5626/jcse.2011.5.1.001 fatcat:hcv73i6rajelfjkhqwt2hmbmvy