Sub-10 nm Top Width Nanowire InGaAs Gate-All-Around MOSFETs with Improved Subthreshold Characteristics and Device Reliability

Hua-Lun Ko, Quang Ho Luc, Ping Huang, Jing-Yuan Wu, Si-Meng Chen, Nhan-Ai Tran, Heng-Tung Hsu, Edward Yi Chang
2022 IEEE Journal of the Electron Devices Society  
In this article, sub-10 nm top width nanowire In0.53Ga0.47As gate-all-around (GAA) MOSFETs with improved subthreshold characteristics and reliability are demonstrated. These devices exhibit a significant improvement in the subthreshold performances with subthreshold swing (SS) of 70 mV/dec, drain induced barrier lowering (DIBL) of 46 mV/V, and off-current (Ioff) of 1.6 × 10 -4 µA/µm for InGaAs GAA MOSFETs. Effective control of short channel effects (SCEs) is confirmed by the error bar of
more » ... ical variation analysis. Under gate bias stress, a low degradation of SS and threshold voltage (Vth) shift has been achieved due to N2 RP treatment of the InGaAs GAA MOSFETs. The superior performance can be attributed to the strong electrostatic control and high quality of high-κ/InGaAs interface, originating from shrinking nanowire width and RP passivation effects. These results show the developed GAA MOSFET devices have good potential for future low-power highswitching speed CMOS logic applications.
doi:10.1109/jeds.2022.3149954 fatcat:prv6mo66gjaylfigl2bf673sfu