Power optimizations for the MLCA using dynamic voltage scaling

Ivan Matosevic, Tarek S. Abdelrahman, Faraydon Karim, Alain Mellan
2005 Proceedings of the 2005 workshop on Software and compilers for embedded systems - SCOPES '05  
Power Optimizations for the MLCA Using Dynamic Voltage Scaling The Multi-Level Computing Architecture (MLCA) is a novel architecture for parallel systems-on-a-chip. We propose and evaluate a profile-driven compiler technique for power optimizations of MLCA applications using dynamic voltage scaling (DVS). Our technique combines dependence analysis of loops with profiling in order to identify the slack in parallel execution of coarse-grain tasks. DVS is applied to slow down processors executing
more » ... asks outside the critical path, saving power with little or no impact on execution time. Evaluation of our technique using an MLCA simulator and three realistic MLCA multimedia applications shows that up to 10% savings in processor power consumption can be achieved with no more than 1.5% increase in execution time. The achieved power savings are significantly greater than those that could be achieved by uniformly slowing down all computations with only a similar increase in overall execution time. ii First and foremost, I would like to thank my supervisor, Prof. Tarek S. Abdelrahman, for his guidance and support throughout the course of this work.
doi:10.1145/1140389.1140401 dblp:conf/scopes/MatosevicAKM05 fatcat:h5hpabudg5dmxkzdhiv2i6kpx4