A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Design of embedded systems: formal models, validation, and synthesis
1997
Proceedings of the IEEE
Preserved Fulltext
This paper addresses the design of reactive real-time embedded systems. Such systems are often heterogeneous in implementation technologies and design styles, for example by combining hardware ASICs with embedded software. The concurrent design process for such embedded systems involves solving the specification, validation, and synthesis problems. We review the variety of approaches to these problems that have been taken.
doi:10.1109/5.558710
fatcat:4v34mhx7hjf5zjt4aap356zvb4