A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
1.1 TMACS/mW Fine-Grained Stochastic Resonant Charge-Recycling Array Processor
2012
IEEE Sensors Journal
We present a resonant adiabatic mixed-signal 128 256 array processor that achieves the energy efficiency of 1.1 TMACS (10 12 multiply accumulates per second) per mW of power operating from a 1.6 V DC supply. The 1 9 m 9 m 3T NMOS unit cell with a single-wire pitch multiplexed bit/compute line provides charge-conserving 1b-1b multiplication and single-node charge-domain analog accumulation. A stochastic data modulation scheme minimizes on-chip capacitance variability maintaining sinusoidal clock oscillations near resonance.
doi:10.1109/jsen.2011.2113393
fatcat:7cjybqx5rjeefou2h2cugiwv3i