A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2012; you can also visit the original URL.
The file type is
Regenerative Frequency Divider with Synchronous Fractional Outputs
Digest papers - IEEE Radio Frequency integrated Circuits (RFIC) Symposium
This paper presents a regenerative frequency divider topology that provides two synchronous outputs of 1/N and (N −1)/N times the input frequency. This topology may lead to a saving in chip area and power consumption compared to cascaded divider chains trying to achieve the same division ratio. Design trade-offs are discussed following a theoretical treatment. A proof-of-concept divider with two synchronous outputs at 1/4 and 3/4 of the input frequency is designed in a 0.13 µm CMOS technology.doi:10.1109/rfic.2007.380983 fatcat:io2hrusy4ngkfb6btdvrwgmndy