A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2013; you can also visit <a rel="external noopener" href="http://www.ece.rochester.edu/~mihuang/PAPERS/isca12.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/2kokby3zfzen3bd62o6cskolxq" style="color: black;">2012 39th Annual International Symposium on Computer Architecture (ISCA)</a>
Main-stream general-purpose microprocessors require a collection of high-performance interconnects to supply the necessary data movement. The trend of continued increase in core count has prompted designs of packet-switched network as a scalable solution for future-generation chips. However, the cost of scalability can be significant and especially hard to justify for smaller-scale chips. In contrast, a circuit-switched bus using transmission lines and corresponding circuits offers lower<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/isca.2012.6237015">doi:10.1109/isca.2012.6237015</a> <a target="_blank" rel="external noopener" href="https://dblp.org/rec/conf/isca/CarpenterHKHW12.html">dblp:conf/isca/CarpenterHKHW12</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/u3v7nq6qf5c7hi7b4brvi6aidi">fatcat:u3v7nq6qf5c7hi7b4brvi6aidi</a> </span>
more »... es and much lower energy costs for smaller-scale chips, making it a better choice than a full-blown network-on-chip (NoC) architecture. However, shared-medium designs are perceived as only a niche solution for small-to medium-scale chips. In this paper, we show that there are many low-cost mechanisms to enhance the effective throughput of a bus architecture. When a handful of highly cost-effective techniques are applied, the performance advantage of even the most idealistically configured NoCs becomes vanishingly small. We find transmission line-based buses to be a more compelling interconnect even for large-scale chipmultiprocessors, and thus bring into doubt the centrality of packet switching in future on-chip interconnect. To avoid ambiguity, we use throughput to refer to the data rate (measured in bytes/second) of links and networks, and bandwidth (measured in Hz) for the 3dB frequency response of the medium.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20130108004935/http://www.ece.rochester.edu/~mihuang/PAPERS/isca12.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/e1/1a/e11ab66793a398b01a4dd80df8603769d5a0551c.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/isca.2012.6237015"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>