A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is
International Journal of Futures Research And Development
This paper is about a pipelined architecture of reconfigurable FIR filter based on distribution arithmetic. The pipelining concepts will be introduced at the input side of the filter architecture. Due to this, the performance of FIR filter will increase in terms of speed. Here, Carry-Save Accumulation (CSA) is used to perform the shift/add accumulation. CSA reduces area complexity compared to Distributed Arithmetic (DA) -based partial product coefficient. The filter is simulated using Xilinxdoi:10.46625/ijfrd.2020.1103 fatcat:azu7bxai2vecpoks6imbsb5m2m