A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL.
The file type is application/pdf
.
Evaluating the reliability of defect-tolerant architectures for nanotechnology with probabilistic model checking
17th International Conference on VLSI Design. Proceedings.
As we move from deep submicron technology to nanotechnology for device manufacture, the need for defect-tolerant architectures is gaining importance. This is because, at the nanoscale, devices will be prone to errors due to manufacturing defects, ageing, and transient faults. Micro-architects will be required to design their logic around defect tolerance through redundancy. However, measures of reliability must be quantified in order for such design methodologies to be acceptable. We propose a
doi:10.1109/icvd.2004.1261046
dblp:conf/vlsid/NormanPKS04
fatcat:fqngkjnco5a37m37t3qtle4asi