Improving Performance of Single-Path Code through a Time-Predictable Memory Hierarchy

Bekim Cilku, Wolfgang Puffitsch, Daniel Prokesch, Martin Schoeberl, Peter Puschner
2017 2017 IEEE 20th International Symposium on Real-Time Distributed Computing (ISORC)  
Deriving the Worst-Case Execution Time (WCET) of a task is a challenging process, especially for processor architectures that use caches, out-of-order pipelines, and speculative execution. Despite existing contributions to WCET analysis for these complex architectures, there are open problems. The singlepath code generation overcomes these problems by generating time-predictable code that has a single execution trace. However, the simplicity of this approach comes at the cost of longer
more » ... times. This paper addresses performance improvements for singlepath code. We propose a time-predictable memory hierarchy with a prefetcher that exploits the predictability of execution traces in single-path code to speed up code execution. The new memory hierarchy reduces both the cache-miss penalty time and the cachemiss rate on the instruction cache. The benefit of the approach is demonstrated through benchmarks that are executed on an FPGA implementation.
doi:10.1109/isorc.2017.17 dblp:conf/isorc/CilkuPPSP17 fatcat:2tmykvnuzjfgtbi7swhxetxmme