A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is
IJISET-International Journal of Innovative Science, Engineering & Technology
High speed comparator very much affects the overall performance of Pipelined Analog to Digital Converter (ADC) directly. A design of a CMOS comparator with 45nm technology and then simulated in Tanner software environment This paper presents the schematic design of a CMOS comparator with high speed low power dissipation and low noise. The simulation results show that this design can work with 1000MHz high speed clock frequency. Also the design has low power dissipation i.e. 0.25mw.fatcat:n4t4okbpgbfb3ceb72n2kyliry