Automatic verification of sequential circuit designs

E. M. Clarke, J. R. Burch, O. Grumberg, D. E. Long, K. L. McMillan, John Edwin Field, Peter Gray
1992 Philosophical Transactions of the Royal Society of London Series A Physical and Engineering Sciences  
Temporal logic model checking is a method for automatically deciding if a sequential circuit satisfies its specifications. In this approach, the circuit is modelled as a state transition system, and specifications are given by temporal logic formulas. Efficient search algorithms are used to determine if the specifications are satisfied or not. The procedure has been used successfully in the past to find subtle errors in a number of non-trivial circuit designs. Recently, the size of the circuits
more » ... th at can be handled by this technique has increased dramatically. It is now possible to verify transition systems th at are many orders of magnitude larger than was previously the case. In this paper, we describe some of the techniques th at have made this increase possible. These techniques are based on the use of binary decision diagrams to represent transition systems and sets of states.
doi:10.1098/rsta.1992.0028 fatcat:pkrj3pof5jcjhn5uvgiishj6ay