IBM's 50 million gate ASICs

J. Koehl, D.E. Lackey, G. Doerre
Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.  
There is no slowdown in the complexity increase for ASIC and SoC designs. As we write this paper in August, 2002, 40M gate ASICs are nearing tape-out, and 50M gate designs are likely to start before this conference takes place. This paper describes the current tool and methodology development efforts focused on enabling ASIC and SoC designs of these sizes and complexity, centered around the reduction of design turn-around-time, improvement of the quality of results and the modeling and
more » ... deling and optimization of deep sub-micron electrical effects.
doi:10.1109/aspdac.2003.1195100 fatcat:zmemibbnivhdrgbcny5yfl2bgm