Application of ASIP in Embedded Design with Optimized Clock Management

Mood Venkanna, Rameshwar Rao, P. Chandra Sekhar
2018 Proceedings of the First International Conference on Information Technology and Knowledge Management  
As the demand for high performance computing increases, new approaches have to be found to automate the design of embedded processors. Simultaneously, new tools have to be developed to short the execution time consumption, and simpler design resulting in time to market. These are to be applied for the system architecture to achieve rapid exploration in on power consumption, chip area, and performance constraints. This enables interest in Application Specific Instruction Processors (ASIPs)
more » ... and application considerably. It has higher flexibility as compared to dedicated hardware. The current case study focuses on an ASIP design methodology considering the classical parameters computational performance and area as well as energy consumption simultaneously. In this paper, the clock gating is analyzed and designed. Further it is optimized using Fast genetic algorithm (FastGA). The optimization result is shown for ICORE (ISS-core) ASIP for DVB-T acquisition and tracking algorithms. Observation shows a potential of about one order of magnitude in savings of energy for optimization.
doi:10.15439/2017km41 dblp:conf/icitkm/VenkannaRS17 fatcat:ui3vmppvhfhxjoh646e2l6jrlm