A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is
In this paper, a power-efficient and real-time image feature detecting system is implemented, which is based on the Speeded-Up Robust Feature (SURF) algorithm. We optimized the SURF algorithm, and implemented on the FPGA fabric of Xilinx ZYNQ-7020 device. Our design of SURF algorithm circuit can work up to 100Mhz clock frequency, and its processing speed up to 270 fps for standard VGA (640 * 480) resolution gray image. We implemented the system on the ZYNQ platform with the hardware anddoi:10.12783/dtcse/cii2017/17261 fatcat:cqyqrbtjerb27kao42f6km4c6a