A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit <a rel="external noopener" href="http://www.disca.upv.es/spetit/publications/ipdps-2008.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
The impact of out-of-order commit in coarse-grain, fine-grain and simultaneous multithreaded architectures
<span title="">2008</span>
<i title="IEEE">
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/5vsih2yegrfubf7el6ncng3mgq" style="color: black;">Proceedings, International Parallel and Distributed Processing Symposium (IPDPS)</a>
</i>
Preserved Fulltext
Multithreaded processors in their different organizations (simultaneous, coarse grain and fine grain) have been shown as effective architectures to reduce the issue waste. On the other hand, retiring instructions from the pipeline in an out-of-order fashion helps to unclog the ROB when a long latency instruction reaches its head. This further contributes to maintain a higher utilization of the available issue bandwidth. In this paper, we evaluate the impact of retiring instructions out of order
<span class="external-identifiers">
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/ipdps.2008.4536284">doi:10.1109/ipdps.2008.4536284</a>
<a target="_blank" rel="external noopener" href="https://dblp.org/rec/conf/ipps/UbalSPLD08.html">dblp:conf/ipps/UbalSPLD08</a>
<a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/evycgvofdfaljoxaqsjhcqwnim">fatcat:evycgvofdfaljoxaqsjhcqwnim</a>
</span>
more »
... on different multithreaded architectures and different instruction fetch policies, using the recently proposed Validation Buffer microarchitecture as baseline out-of-order commit technique. Experimental results show that, for the same performance, out-of-order commit permits to reduce multithread hardware complexity (e.g., fine grain multithreading with a lower number of supported threads). VB-MT Microarchitecture Providing Multithreading support As in any multithreading model, the VB-MT architecture provides the illusion of having various logical processors, that is, various simultaneously active software contexts, one per hardware thread. Although most hardware structures
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170809124026/http://www.disca.upv.es/spetit/publications/ipdps-2008.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext">
<button class="ui simple right pointing dropdown compact black labeled icon button serp-button">
<i class="icon ia-icon"></i>
Web Archive
[PDF]
<div class="menu fulltext-thumbnail">
<img src="https://blobs.fatcat.wiki/thumbnail/pdf/f1/d5/f1d5b26f77db81913a9296c7b9ab538557da615e.180px.jpg" alt="fulltext thumbnail" loading="lazy">
</div>
</button>
</a>
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/ipdps.2008.4536284">
<button class="ui left aligned compact blue labeled icon button serp-button">
<i class="external alternate icon"></i>
ieee.com
</button>
</a>