A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL.
The file type is application/pdf
.
Fault tolerant structures for nanoscale gates
2007
2007 7th IEEE Conference on Nanotechnology (IEEE NANO)
Predicted device reliability for nanoelectronics indicates that redundant design will be necessary to build reliable nanosystems. Up to date, several fault tolerant techniques have been proposed and analyzed. However, the fabrication complexity of those circuits, which directly affects the final circuit reliability, is not usually considered. In this paper, we compare two fault tolerant techniques, NAND Multiplexing (NM) and Averaging Cells (AC), as possible solutions to improve the nanoscale
doi:10.1109/nano.2007.4601264
fatcat:3cjpvtyysreedh3l7wi2n3ubgu