A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf
.
Critical-Bitstream-Based SEU Injection and Validation for Xilinx SRAM-Based FPGAs
2017
International Journal of Electrical Energy
SEU (Single Event Upset) injection system implemented in a single FPGA always suffers difficulties of partitioning circuit modules and obtaining target bitstream. This paper presents a critical-bitstream localization strategy to find out the injection target for Xilinx FPGAs. Two assumptions are proposed to obtain frame addresses and bit offsets of the critical bitstream corresponding to CUT (circuit under test). To verify the localization strategy, a SEU injection framework is also introduced.
doi:10.18178/ijoee.5.1.29-33
fatcat:skowon43azegtmr2tphmscnxke