A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
FPGA Based Implementation of AES Encryption and Decryption with Low Power Multiplexer LUT Based S-Box
2017
IOSR Journal of Electronics and Communication Engineering
Encryption is important to keep the confidentiality of data. There are many of encryption algorithms to ensure the data, but should be the select the algorithm depended on the fast, strong and implementation. For that choose the advance encryption standard (AES) algorithm for encryption data because speed and easy implementation on small devices and some the feature for it. In this paper, implementation of encryption and decryption of AES algorithm is presented with a High Secured Low Power
doi:10.9790/2834-1202015761
fatcat:aeff5u7j7vbjfnnz5x5k42qq7a