UltraSPARC-I

James Gateley, Dale Greenley, Miriam Blatt, Dennis Chen, Scott Cooke, Piyush Desai, Manjunath Doreswamy, Mark Elgood, Gary Feierbach, Tim Goldsbury
1995 Proceedings of the 32nd ACM/IEEE conference on Design automation conference - DAC '95  
The next generation UltraSPARC-I CPU represents a significant step forward in processor performance at the cost of increased design complexity. Added complexity increases the risks in achieving functionally correct first silicon. Existing design verification techniques were supplemented by applying emulation to obtain an early look at functionality. Discussed are the goals, methods and results of the UltraSPARC-I emulation. 32nd ACM/IEEE Design Automation Conference ®
doi:10.1145/217474.217483 dblp:conf/dac/GateleyBCCDDEFGGJKKMNNOPSSWW95 fatcat:zgrrbfbvpvhf7hq2huqhwi7njy