A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is
Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06
This paper presents a DSP core for multi-core media SoC, which is optimized to execute a set of signal processing tasks very efficiently. The fully-programmable core has a data-centric instruction set and a corresponding latency-insensitive microarchitecture, where the hardware design is optimized concurrently with its automatic software generator. The proposed DSP core has 3X performance (in cycles) of those found in commercial dualcore application processors with similar computing resources.doi:10.1145/1118299.1118335 fatcat:b2xon6r5m5dbrekhazclcfqype