A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Dynamic LLR scheme based on EM algorithm for LDPC decoding in NAND flash memory
2017
IEICE Electronics Express
Preserved Fulltext
A dynamic log-likelihood ratio (DLLR) scheme based on expectation-maximization (EM) algorithm for the decoding of low-density parity-check (LDPC) codes in NAND flash memory is proposed. When LDPC soft decoding fails, the DLLR scheme employs the EM algorithm to estimate the parameters of the threshold voltage distribution of NAND flash memory, and then recalculates the LLR values for decoding. Simulation results show that the proposed scheme can significantly improve the error correcting
doi:10.1587/elex.14.20170820
fatcat:2izgdvx55jdz3l4dntj2b2fuba