Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems

Juan M. Rivas, Joël Goossens, Xavier Poczekajlo, Antonio Paolillo, Michael Wagner
2019 Euromicro Conference on Real-Time Systems  
The demands for high performance computing with a low cost and low power consumption are driving a transition towards multi-core processors in many consumer and industrial applications. However, the adoption of multi-core processors in the domain of real-time systems faces a series of challenges that has been the focus of great research intensity during the last decade. These challenges arise in great part from the non real-time nature of the hardware arbiters that schedule the access to shared
more » ... resources, such as the main memory. One solution proposed in the literature is called Memory Centric Scheduling, which defines a separate software scheduler for the sections of the tasks that will access the main memory, hence circumventing the low level unpredictable hardware arbiters. Several Memory Centric schedulers and associated theoretical analyses have been proposed, but as far as we know, no actual implementation of the required OS-level underpinnings to support dynamic event-driven Memory Centric Scheduling has been presented before. In this paper we aim to fill this gap, targeting cache based COTS multi-core systems. We will confirm via measurements the main theoretical benefits of Memory Centric Scheduling (e.g. task isolation). Furthermore, we will describe an effective schedulability analysis using concepts from distributed systems.
doi:10.4230/lipics.ecrts.2019.7 dblp:conf/ecrts/RivasGPP19 fatcat:4lfhjev62zgyhj2hyztyzmgpqa