A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2012; you can also visit the original URL.
The file type is application/pdf
.
Enhancing memory level parallelism via recovery-free value prediction
2003
Proceedings of the 17th annual international conference on Supercomputing - ICS '03
The ever-increasing computational power of contemporary microprocessors reduces the execution time spent on arithmetic computations (i.e., the computations not involving slow memory operations such as cache misses) significantly. Therefore, for memory intensive workloads, it becomes more important to overlap multiple cache misses than to overlap slow memory operations with other computations. In this paper, we propose a novel technique to parallelize sequential cache misses, thereby increasing
doi:10.1145/782814.782859
dblp:conf/ics/ZhouC03
fatcat:zf6qsbmnhndphdvchigxhveihq