Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor

Jen-Tien Yen, Qichao Richard Yin
2000 Proceedings of the 37th conference on Design automation - DAC '00  
Multiprocessing (MP) design verification has been one of the bottlenecks for high performance microprocessor design projects. The problem is getting worse as the design complexity increases and more cache structures are integrated into one single chip. The challenges that MP verification faces today include: huge chip/system simulation model sizes, long simulation cycles, relative inefficiency of the simulation tools compared to uniprocessor, and so on. To solve these challenging problems, we
more » ... veloped a new methodology and simulation flow for an upcoming design in Motorola's G4 generation of microprocessors, MPC74XX 1 . The key strategy of this methodology was to start MP verification as early as the design implementation started. The same methodology/tool set were first developed for MP verification at the unit level, then reused at the multiple-unit level, and eventually reused at the chip/ system level. In this paper, we will present the details of this methodology, and demonstrate why it is effective and efficient in detecting the majority of the MP functional defects at an early stage of the design phase.
doi:10.1145/337292.337755 dblp:conf/dac/YenY00 fatcat:oshzysltpnfflpzkatdu6h6qvm