SSTL IO Standard Based Low Power Arithmetic Design Using Calana Kalanabhyam on FPGA

Gaurav Verma, Sushant Shekhar, Kumar Shashi Kant, Vikas Verma, Himanshu Verma, Bishwajeet Pandey
2016 International Journal of Control and Automation  
Vedic mathematics consists of 16 formulas. Calanakalanabhyam is a Sanskrit word meaning "Sequential motion". Using this Vedic technique, we will find the roots of the equation in few seconds. We have tried to make an energy efficient Calanakalanabhyam Vedic formula based root finder with 4 inputs and 2 outputs. We have taken different SSTL Input/Output Standards and have done Study of Power by varying frequencies. SSTL Input/Output Standards used in this paper are SSTL15, SSTL18_II, SSTL135,
more » ... L12, SSTL18_I. The code has been implemented on 28nm FPGA platform, XC7K160T device, FBG676 package and -3 speed grade. With our proposed technique, we have 41-60% achieved reduction in total consumption of power with frequency scaling.
doi:10.14257/ijca.2016.9.4.27 fatcat:7juxbnmjdzc2fckicv3jjcjytu