A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2013; you can also visit the original URL.
The file type is
Third International ACM Symposium on Field-Programmable Gate Arrays
This paper shows that cascade circuits in the logic cells of all current lookup table based FP-GAs support only linear cascading chain and, as a result, contribute to long cascading delay. W e present an enhanced cascade circuit that will reduce cascading delay signicantly: from linear time to log time in terms of the number of logic cells cascaded. We show that the additional area for the new cascade circuit is very small. We discuss an interaction between architecture design decision and CADdoi:10.1109/fpga.1995.242046 fatcat:piuloxps5rabbl4athrka3gpjm