Design Flow Allowing the Effective Use of Non-scan and Scan-Based Tests

Rimantas Seinauskas
2016 Science Journal of Circuits Systems and Signal Processing  
At speed delay testing is important for embedded systems. Attempts to solve the problems of delay testing only with non-scan or scan-based tests are unsuccessful. There is no need to oppose these tests, but it is necessary to use both taking full advantage of their opportunities. Design flow and the ability to use non-scan and scan-based ATPG, functional test and fault simulation is presented. The goal is to detect as many faults with non-scan at-speed test. The remaining faults are detected
more » ... h a scan-based test. As a result, there are less of undetected faults and the length of the scan-based test is reduced. The proposed approach provides more flexibility for test generation. Design flow forced the development of new methods for speeding up fault simulation and for more efficient generation of input patterns. Experimental results demonstrate the possibilities of approach.
doi:10.11648/j.cssp.20160502.11 fatcat:h4zvupuvxbfdtj6xmlyqud5qb4